המקום בו המומחים והחברות הטובות ביותר נפגשים
Apple ASIC Design Engineer - Memory Cache Controller United States, Texas, Austin 466262188
30.05.2024
Description
Participate in Cache micro architecture development from specifications found from architecture guideline and model analysis.Develop/debug RTL design of different sections of the cache.
Key Qualifications
- Development of memory systems.
- Experience in RTL/micro-architecture definition.
- Experience in PPA (performance/power/area) analysis.
- Knowledge of dedication coherent memory system or interconnect architectures.
- Strong cache design background including good understanding of different memory organizations and tradeoffs.
- Knowledge of dedication memory subsystem and dram controller.
- Hands on Experience with multi-processor cache coherence protocols
Education & Experience
Bachelors Degree + 3 Years of Experience.
Additional Requirements
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.
משרות נוספות שיכולות לעניין אותך
