You will be responsible for:Develop/support automated block and full chip level signoff flowsFull Chip Timing/Noise convergence and full signoff for high quality TOEnable hierarchical Timing flowsPower optimizationsGenerate block level budget and context for correlation with Full ChipDrive custom IP integration and custom timing checks flowsClose work with Design, DFT, architecture and Power team