The ideal candidate will have experience in ASIC design with:• IP Integration: Integrate third-party or internal IP blocks (e.g., CPU, GPU, memory controllers, custom logic) into a SoC.• RTL Integration: Manage and merge RTL codebases, ensure connectivity and bus/interface protocols (e.g., AMBA, AXI, AHB) are correctly implemented.• Top-Level Assembly: Create and maintain top-level SoC RTL, wrappers, and interconnects.• Linting and Synthesis: Run and debug lint, CDC/RDC, and logic synthesis to ensure design quality.• Build and Test Infrastructure: Develop and maintain automated build and regression systems for integration.• Design Constraints: Define and validate synthesis and timing constraints (SDC files).• Timing Closure: Work closely with physical design and STA teams to achieve timing closure at top level.• Functional Verification Support: Provide integration-level support to design verification teams, including simulation bring-up and debug.• Documentation and Reviews: Create and maintain design documents and participate in design reviews.