Expoint - all jobs in one place

המקום בו המומחים והחברות הטובות ביותר נפגשים

Limitless High-tech career opportunities - Expoint

Apple Digital Design Methodology Engineer 
United States, California, Cupertino 
384089599

Yesterday
Key Qualifications
  • Typically requires 4+ years experience in Synthesis, PNR and Power/Timing flows development.
  • Understanding and exposure to Low Power Design analysis flows.
  • Understand various aspects of partition level Synthesis and PNR including Power/Timing optimization, CTS, routing and UPF.
  • Understand hierarchical Synthesis and P&R issues is a key (UPF, power-distribution, multi-voltage design).
  • Strong TCL/Perl/Python/Makefile scripting knowledge. Proven track record of managing, and regressing Synthesis, P&R and Power/timing flows.
  • We are looking for a self-motivated, dedicated problem solver. Strong interpersonal/communication skills are a requirement.
Description
As a team member of the Methodology Design team, you will be involved with all aspects of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Provide innovative solutions to customize and improve quality and efficiency of mixed-signal design. Work with RTL and physical design teams to implement and customize design flows that are optimal for different IPs. Provide documentation, training and new- user-support. Responsible for diagnosis, resolution, regression of reported problems. Generate block/ chip level static timing constraints. Create full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock net work guidelines. Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Participate in establishing design methodologies for correct by construction designs. Assist in flow development for chip integration.
Education & Experience
BS degree in technical discipline with minimum 3 years of relevant experience.
Pay & Benefits
  • At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $138,900.00 and $256,500.00, and your base pay will depend on your skills, qualifications, experience, and location.Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.