In this role, you will plan, write and execute tests to establish the functional health of our design in FPGA prototyping platforms and ASICs under both nominal and PVT conditions. You’ll lead the laboratory debugging of failures with cross-functional teams, including silicon, boards, software, and manufacturing. Additionally, you’ll measure and optimize the performance of silicon, enabling consistent and compelling use cases in our products.