מציאת משרת הייטק בחברות הטובות ביותר מעולם לא הייתה קלה יותר
Apple Design Verification Engineer United States, California, Irvine 241961006
07.04.2025
This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. Furthermore, you will develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling features, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage.
- BS degree in technical subject area with minimum 10 years of proven experience.
- Solid knowledge of OOP, SystemVerilog, and UVM
- Solid knowledge in developing scalable and portable test-benches
- Relevant experience with verification methodologies and tools such as simulators, waveform viewersBuild and run automation, coverage collection, gate level simulations
- Experience with power-aware (UPF) or similar verification methodology
- Excellent knowledge of one of the scripting languages such as Python, Perl, TCL.
- Experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required
- Knowledge of formal verification methodology is a plus but not required
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.
משרות נוספות שיכולות לעניין אותך
