מציאת משרת הייטק בחברות הטובות ביותר מעולם לא הייתה קלה יותר
Apple Mixed-Signal Model Validation Engineer United States, Texas, Austin 233501172
Yesterday
If you are early in your journey towards a chip design career and wish to challenge yourself in a technical and multi-disciplinary effort, come join the Apple mixed-signal silicon design team. In this position you will build a strong foundation in the working of full custom analog and high-speed digital circuits. You will work with experts in circuit design, behavioral modeling and design verification. You will gain expertise in hybrid simulation methods and various flows used to verify full custom designs.
In this job you will be responsible for verifying mixed-signal behavioral models written in SystemVerilog. The verification process will involve creating self-checking testbenches to simulate models against the circuits they were derived from. It will also involve functional testing of the model against the specification and creating assertions to flag illegal operating conditions. You will additionally help setup and run various static flows like formal logical equivalence, linting, and timing checks. You will also contribute to the streamlining and automation of these flows across mixed-signal design teams.
- Bachelor’s degree with minimum 3 years of relevant experience
- Excellent knowledge of SystemVerilog and Assertions
- Ability to read custom circuit schematics and understand functionality
- Solid understanding of logic/SPICE simulations as well as SPICE/HDL co-simulations
- Excellent knowledge of digital logic gates, clocking and state elements
- Basics of passive and active circuit elements, voltage and current sources, and analog blocks like amplifiers ADCs/DACs/Comparators
- Familiarity of writing scripts in PERL/Python is a strong plus
- Familiarity with formal equivalence and Lint/CDC/RDC tools is a strong plus
משרות נוספות שיכולות לעניין אותך
