Confirmed delivery record in block level verification, using methodologies like UVM. Expertise in coverage driven verification of high-complexity designs. Experience in the specification, creation, and debug of SystemVerilog/UVM constrained-random testbenches....