Advanced knowledge of SystemVerilog and UVM. Experience developing scalable and portable test-benches. Experience with constrained random verification environments. Experience defining coverage space, writing coverage model, analyzing results. Experience with Assertion...