Qualcomm STA/Timing Sign-off Engineer - Sr Lead 

India, Uttar Pradesh, Noida 

95173232

Job Area:

Engineering Group, Engineering Group > Hardware Engineering

As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize, verify, and test electronic systems, bring-up yield, circuits, mechanical systems, Digital/Analog/RF/optical systems, equipment and packaging, test systems, FPGA, and/or DSP systems that launch cutting-edge, world class products. Qualcomm Hardware Engineers collaborate with cross-functional teams to develop solutions and meet performance requirements.

Minimum Qualifications:

• Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 3+ years of Hardware Engineering or related work experience.

Master's degree in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 2+ years of Hardware Engineering or related work experience.

PhD in Computer Science, Electrical/Electronics Engineering, Engineering, or related field and 1+ year of Hardware Engineering or related work experience.

As a STA engineer you will innovate, develop, and implement chips and cores using state-of-the-art tools and technologies. You will be part of a team responsible for the complete Physical Design Flow and deliveries of complex, high-speed, low power GPU COREs. Job Responsibilities include:

• Participate in the development of ASICs, with emphasis in Constraint development, Synthesis, Static Timing Analysis (STA), Power Estimation and driving clock tree synthesis.

• Create design of experiments and do detailed PPA comparison analysis to improve quality of results, tuning recipes and setting course for the projects going forward.

• Work closely with RTL design, DFT, PD Implementation, Power teams to optimize Performance, Power and Area (PPA) for best PPA

• Proficient in constraint generation and validation.

• Develop Rapid Physical synthesis Convergence Methodologies and Automation for optimal PPA.

• Help all team members in resolving their technical queries and keep project on track.

• Develop new flow and methodologies to keep improving QOR.

Minimum Qualifications

Bachelor's/Master’s degree in Electrical and Electronics Engineering or related field from reputed Univ

6+ years IC Design experience or related work experience in leading block level or chip level Timing closure & Physical Design activities.

Minimum Requirements:

• Experience in Physical Synthesis and static timing analysis

• Well versed with the Block level and Interface timing closure (STA) methodologies, ECO generation and predictable convergence.

• Should be able work in close collaboration with design, DFT and PD teams and resolve issues wrt constraints validation, verification, STA, Physical design, etc.

• Should have good exposure to High frequency Datapath intensive Cores with multi voltage design convergence.

• Should be completely hands on in Primetime/Tempus.

• Good understanding of clocking architecture.

• Circuit level comprehension of timing critical paths in the design; Understanding of deep sub-micron design problems and solutions (Skew analysis, clock divergence, signal integrity etc.)

• Full exposure to all aspects of design flows like floor-planning, placement, CTS, routing, crosstalk avoidance.

• Well versed with Tcl/Perl scripting; willing to handle technical deliverables with a small team of engineers.

• Strong problem-solving skills and communication skills.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.