This will involve: - Designing/optimising sub-circuits and verifying compliancy to specification- Defining chip-level verification plans to ensure coverage of specified features- Execution of verification plans, analyzing the results and debugging the design- Writing behavioural/functional models for sub-blocks and validating the models against the design