המקום בו המומחים והחברות הטובות ביותר נפגשים
Apple Physical Design Engineer STA/Timing Japan, Minato 81925512
03.04.2025
- We are looking for experienced applicants with strong understanding of the RTL2GDSII flow and concepts related to synthesis, place & route, CTS, timing convergence.
- Typically requires more than 5 years of hands on experience in STA/P&R.
- Proficient in STA and methodologies for timing closure and have a fundamental understanding of noise, crosstalk, and OCV effects, among others.
- Experienced in industry standard tools used for STA such as Synopsys PrimeTime, Cadence Tempus, etc.
- Scripting skills with TCL, Python and Perl to debug flow related issues and make enhancements as appropriate.
- Experience with STA on large, complex designs and Multi-Scenario Timing Closure.
- Good communicator who can accurately describe issues and follow them through to completion.
- English verbal communication is required.
- Bachelors of Science, preferred in Electrical Engineering
- Knowledgeable in partition level P&R implementation, including floorplanning, clock and power distribution, timing closure, physical and electrical verification is a plus.
- Familiar with important aspects of timing of large high-performance/low-power SoC designs.
- Familiar with worst-case corner selection.
- Familiar with ECO techniques and implementation.
- Familiar with Verification Flows like LEQ, IR/EM, Noise is a plus.
משרות נוספות שיכולות לעניין אותך
