Expoint - all jobs in one place

המקום בו המומחים והחברות הטובות ביותר נפגשים

Limitless High-tech career opportunities - Expoint

Intel IP Design Verification engineer 
India, Karnataka, Bengaluru 
568212710

24.06.2024
Job Description
  • Execute IP verification plan as per release milestone and schedule
  • Functional Logic verification based on MAS and Protocol requirements
  • Simulate, Debug, Report issues and resolve working with design team (RTL and BMOD teams)
  • Plan and implement functional cover groups
  • Write assertions and checkers. Regression run and failure analysis; coverage analysis and improvement planning (including custom logic HIPs)
  • Protocol Knowledge: DDR domain. GDDR6/7. HBM2/3 and Other Protocols like APB, JTAG , IOSF
  • Primary Skills Required:
    • System Verilog and UVM
    • Test case and Sequence Development
    • Assertion property check development
  • Preferred additional skills:
    • Knowledge of Gate level simulation with SDF, Knowledge of AMS Logic Spice simulation flow, Power aware simulation UPF, Firmware verification
    • Qualification should be M Tech or MEElectronics/Electrical/VLSi
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits