Expoint - all jobs in one place

המקום בו המומחים והחברות הטובות ביותר נפגשים

Limitless High-tech career opportunities - Expoint

Microsoft Senior Physical Design Engineer 
Malaysia, Penang 
432801773

10.09.2024

  • 7+ years of related technical engineering experience
    • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
    • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience or internship experience
    • OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field.
  • 7+ years of experience in semiconductor design.

Preferred Qualifications

  • Experience with PD flows bring up/setup/flow flush, overall know how of PD-TFM and PD methodology
  • Collaborating and influencing various aspects of PD Methodology focused on PPA
  • In-depth understanding of design tradeoffs for power, performance, and area (PPA)
  • Analyzing Power, Area, and Timing (PPA) trade offs for new tech nodes & enabling project level decisions. This involves from deeper understanding of circuits, metal stack analysis, Power grid planning and other aspects which influence PPA goals.
  • Automation skills using scripting languages such as Perl, TCL, or Python
    Understanding of constraints generation, STA, timing optimization, and timing closure.
  • Demonstrate technical expertise in all aspects of Physical Design, from synthesis to place and route of partitions through all signoff including timing signoff, physical verification, EMIR signoff , Formal Equivalence, and Low Power Verification.
  • Experience in EDA tools such as Primetime, StarRC, Cadence and/or Synopsys PnR tools etc.
  • Effective communication, collaboration, teamwork skills and ability to contribute to diverse and inclusive teams.
  • Large SoC/CPU/IP design tape-out experience in the latest foundry process nodes is a plus

Diverse & inclusive

Making a difference

We fundamentally believe that we need a culture founded in a Growth Mindset. It starts with a belief that everyone can grow and develop; that potential is nurtured, not pre-determined; and that anyone can change their mindset.

Other Requirements

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Responsibilities
  • Own execution from synthesis to place and route of partitions through all signoff including timing signoff, physical verification, EMIR signoff,
  • Formal Equivalence, and Low Power Verification.
    Responsible for Timing & Power critical IPs’ execution with PPA (Power, Performance and Area) focused.
  • Responsible for RTL to GDS implementation in Physical Design domain.
    Coordinate with CAD, RTL/Design teams, Architecture team, Power& Performance team, Technology team & other internal/external partners.
  • Lead & Influence in TFM (Tools, Flows, and Methodology) & PPAS (Power, Performance, Area & Schedule) for design construction to signoff.
  • Demonstrate technical expertise across various domains of Physical Design & Timing Signoff (E2E).
  • Clear communications on project status & planning.
  • Collaborate across various geographic locations based on need.