Senior Layout Leads are responsible for delivering Analog Mixed-Signal IP in an SOC flow. They collaborate with teams of highly skilled individuals to develop the next generation of world-leading SOCs.As a member of the AMS layout team you will be responsible to deliver Physical Design Verification clean layout, this includes the following: Crafting complex layout for mixed signal, and analog circuits in deep SubMicron CMOS technologies. Reviewing and analyzing floor-plans and complex circuits with circuit designers. Running complete set of design verification tools available on AMS blocks. Working with the circuit design team to plan/schedule work and negotiate any necessary layout trade-offs as needed. Interpreting LVS, DRC and ERC reports to find the fastest way to complete layout. Exceeding engineering specifications and expectations by working closely with the circuit design team. Utilizing advanced CAD tools and mask design knowledge to deliver correct and robust layout that meet stringent matching performance, area and power requirements.