- Detailed transistor level layout of analog circuit blocks - Block level and top-level layout through full verification flow including DRC, LVS, PERC, EM/IR and DFM checking - Co-work with designers on block level and top-level floor-planning including area and effort estimation- Execute peer reviews for critical and major layout blocks- Layout according to DFM rules - Top-level layout integration and verification - Schedule management and tracking