Knowledge of PPA assessment methodologies, design-technology co-optimization at chip-level, and how these translate to system-level specifications including firmware, hardware, platform specifications. Understanding of physical design at block and full-chip level,...