Physical and structural design (backend) IC Design. Floor planning. Synthesis. Place and Route, clock tree synthesis. Optimizations of area, power and timing. Solving congestion issues. Full chip timing closure (CTS,...
Physical and structural design (backend) IC Design. Floor planning. Synthesis. Place and Route, clock tree synthesis. Optimizations of area, power and timing. Solving congestion issues. Full chip timing closure (CTS,...