Testbench design, Automated testcase design (C++), Sim coverage collection and analysis, Batch submission and queue management, Randomization management,. Experience with C/C++, SystemVerilog, UVM, Git, Verilog/VHDL, AMS verification, Linux OS, KornShell...