Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience. 3 years of experience with verification methodologies and languages (e.g., UVM, SystemVerilog). Experience developing and maintaining verification testbenches, test...