Experience with Verilog, VHDL design. Experience with Design Verification and System Verilog, UVM, and C/C++ verification environments. Emulation experience on available platforms, Palladium, Veloce, or Zebu, including compilation, debug, performance...