Advanced knowledge of SystemVerilog and UVM. Experience developing scalable and portable test-benches. Experience with verification methodologies and tools such as simulators, waveform viewers, build/run automation, coverage collection, gate level simulations....