Expoint – all jobs in one place
המקום בו המומחים והחברות הטובות ביותר נפגשים

דרושים Experienced 5g/4g Physical Layer Firmware Verification ב-אפל ב-Germany, Munich

מצאו את ההתאמה המושלמת עבורכם עם אקספוינט! חפשו הזדמנויות עבודה בתור Experienced 5g/4g Physical Layer Firmware Verification ב-Germany, Munich והצטרפו לרשת החברות המובילות בתעשיית ההייטק, כמו Apple. הירשמו עכשיו ומצאו את עבודת החלומות שלך עם אקספוינט!
חברה (1)
אופי המשרה
קטגוריות תפקיד
שם תפקיד (1)
Germany
Munich
נמצאו 43 משרות
25.08.2025
A

Apple Cellular Firmware Germany, Bavaria, Munich

Limitless High-tech career opportunities - Expoint
Experience with embedded C/C++ and know-how on matlab, python for development. Solid Foundation in signal processing and communication theory, such as signal/parameter estimation and detection. Strong analytical and problem solving...
תיאור:
As a firmware engineer, you will be part of global team that is responsible for phy firmware development for state of the art mobile wireless communication system.You will:Implement key signal processing algorithms with tight memory/timing requirementWork with different teams on interface design and requirementsWork with system engineering team on features and performance optimizationParticipate in design and code reviews
  • Experience with embedded C/C++ and know-how on matlab, python for development
  • Solid Foundation in signal processing and communication theory, such as signal/parameter estimation and detection
  • Strong analytical and problem solving skills
  • Strong teamwork spirit, respect for diverse viewpoints, ability to effectively communicate and work with global located teams across different time zones
  • Eagerness to learn new things and take up new challenges
  • Availability for 6months or longer
  • English language proficiency is required
  • Understanding of 4G/5G 3GPP protocols
Currently enrolled in a M.S or Ph.d degree programme in electrical or communication engineering or equivalent.
  • Apple is an equal opportunity employer that is committed to inclusion and 
diversity. We also take affirmative action to offer employment and 
advancement opportunities to all applicants, including minorities, women, 
protected veterans, and individuals with disabilities. Apple will not 
discriminate or retaliate against applicants who inquire about, disclose, or 
discuss their compensation or that of other applicants.
Show more
25.08.2025
A

Apple SoC DFT Verification Engineer F Germany, Bavaria, Munich

Limitless High-tech career opportunities - Expoint
B.Sc / M.Sc in Electrical or Computer Engineering. Shown understanding and experience in directed or random verification, coverage analysis, and assertions. Good knowledge of general logic design principles. Ability to...
תיאור:
As the SoC DFT Verification Engineer, you will be part of a team that is responsible for the complete DFT pre-silicon verification and support for the silicon bring-up of our SoC. You will build and maintain verification test bench components and environments, need to be proficient with scripting and Verilog, able to come up with test plans and validate IP, as well as ability to lead project execution.
Responsibilities include especially, but are not limited to:Reviewing Architecture and Design Specifications.Developing attributes and verification plans.Implementing test benches, generating directed/constrained random tests.Running test simulations, debugging failures, tracking bugs, and closing coverage.Handling schedules and supporting multi-functional engineering efforts.Assisting in verification flows, automation scripts, and regressions.Working with test engineers to bring up test patterns on silicon.
  • B.Sc / M.Sc in Electrical or Computer Engineering.
  • Shown understanding and experience in directed or random verification, coverage analysis, and assertions.
  • Good knowledge of general logic design principles.
  • Ability to fluently speak and write in English.
  • Proficient in a scripting language such as Python, TCL, or Perl.
  • Excellent skills in problem-solving, communication.
  • Exposure to OOP programming using HDLs/HVLs such at System Verilog or C/C++.
  • Exposure to any aspect of DFT is a plus.
  • Experience in large SoC design or verification - would be a plus.
  • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities.
Show more
25.08.2025
A

Apple PMU Design Verification Engineer m/f/d Germany, Bavaria, Munich

Limitless High-tech career opportunities - Expoint
Advanced knowledge of SystemVerilog and UVM. Experience developing scalable and portable test-benches. Experience with constrained random verification environments. Experience defining coverage space, writing coverage model, analyzing results. Experience with Assertion...
תיאור:
We are looking for a Design Verification Engineer in our team, who will enable bug-free first silicon for our mixed-signal designs, in close collaboration with Digital and Analog Design engineers. The responsibilities involve all phases of pre-silicon verification including establishing design verification methodology and test-plan development. Additional responsibilities will involve verification environment development, such as stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out.
In this role you will develop verification plans in coordination with design leads and architects. Your responsibilities will include: - Building and maintaining verification test bench components and environments- Generate directed and constrained random tests- Run simulations and debug design and environment issues- Build functional coverage points, analyze coverage, and improve test environment to target coverage holes- Craft automated verification flows for block and chip level verification- Apply knowledge of hardware description languages, hardware verification languages (SystemVerilog), methodology (UVM/OVM), and logic simulators to verify complex designs- Work with other block and chip level engineers to ensure a flawless verification flow
  • Advanced knowledge of SystemVerilog and UVM
  • Experience developing scalable and portable test-benches
  • Experience with constrained random verification environments
  • Experience defining coverage space, writing coverage model, analyzing results
  • Experience with Assertion Based Verification
  • Knowledge of Object Oriented Programming
  • MS/BS in Computer Science or Electrical Engineering or equivalent
  • Fluency in English language is required
  • Basic knowledge of mixed signal verification
  • Experience in Formal Verification
  • Excellent communication and interpersonal skills combined with the ability to collaborate
  • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
  • We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation.
Show more
25.08.2025
A

Apple Experienced Analog Design Engineer m/f/d Germany, Bavaria, Munich

Limitless High-tech career opportunities - Expoint
The ideal candidate should have deep understanding of analog mixed-signal design with experience in high-speed serial links. Solid understanding and experience of designing analog mixed signal circuit blocks including Bandgap,...
תיאור:
In this role, you will work on the development of high-performance and high-speed AMS circuits used in SerDes PHY, including evaluation of different circuit topologies for specific product requirements (e.g., Rx, CDR, Tx, bias generator, high-speed clock generation and low-jitter distribution, phase interpolator, DLL, VCO) with best in class power, performance, and area (PPA). You will work with cross-functional teams (e.g., architecture, SIPI, packaging, board design, DFT, ESD) to create block-level specifications and execute on transistor-level implementation and behavioral modelling. You will drive mask design to implement layout view of designs. You will closely work with SOC teams to deliver IP views and make sure they meet the quality standards. While developing these sophisticated IPs, on regular basis you will interact with your peers/management to communicate progress and discuss new ideas making it a lively and interactive work environment.
  • The ideal candidate should have deep understanding of analog mixed-signal design with experience in high-speed serial links.
  • Solid understanding and experience of designing analog mixed signal circuit blocks including Bandgap, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, Oscillators, Filters
  • Solid understanding of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques
  • Good grasp and understanding of digitally assisted analog design concepts (e.g. background calibrations, LMS-based adaptive loops)
  • Experience with high-speed digital circuits (e.g., serializer, deserializer, counters, dividers, etc.) with solid understanding of digital design concepts
  • Knowledge of Tx/Rx equalization techniques and circuits (e.g. CTLE, DFE, de-emphasis) for 20+ Gbps NRZ and PAM applications
  • Knowledge of CDR architectures and implementations
  • Knowledge of lab equipments and testing
  • Experience in Analog Mixed Signal circuit modelling and performance evaluation (e.g. SystemVerilog, Matlab, Python, VerilogAMS)
  • Hands-on experience in advanced CMOS technologies, design with FinFet technology
  • Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization
  • Experience in the following areas is a plus
  • Concepts of timing closure and related industry tools (e.g., Nanotime, Primetime)
  • Experience in lab testing of high-speed serial I/O, debug and data analysis techniques
  • Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY)
  • Skills in scripting and automation to enhance efficiency are highly desirable
  • Proficiency in English language is required
  • PhD/master’s degree in Electric Engineering or relevant experience
  • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Show more
24.08.2025
A

Apple Early Careers SoC Physical Design Engineer m/f/d Germany, Bavaria, Munich

Limitless High-tech career opportunities - Expoint
Understanding of hierarchical design approach, top-down design, and timing and physical convergence. Understanding of static-timing analysis, know-how in clock/power distribution and analysis, as well as RC extraction and correlation. Experience...
תיאור:
As a member of our Physical Design team in this highly transparent role, you will directly own implementation of design partition(s) (netlist to delivery of our final GDS) for a highly complex SoC utilizing state of the art process technology. Responsibilities include especially, but are not limited to: You are going to own block level PnR, floor-planning, clock and power distribution. You will get involved with static timing closure with commercial tools. You will do power and noise analysis (EM / IR-Drop / Xtalk) as well as layout verification (DRC / LVS). You will be developing and validating high performance low power clock network guidelines. With phenomenal focus you will resolve design and flow issues related to physical design, and identify potential solutions whilst driving execution. You know what documentation should look like, and will help with guidelines and specs.
  • Understanding of hierarchical design approach, top-down design, and timing and physical convergence.
  • Understanding of static-timing analysis, know-how in clock/power distribution and analysis, as well as RC extraction and correlation.
  • Experience with Place & Route ('PnR') tools available today (Synopsys /Cadence) is beneficial
  • Experience with SoC practices such as multiple voltage and clock domains, integration of mixed-signal IPs & I/O integration.
  • Experience with scripting and programming in Perl, TCL and/or Make.
  • Ability to fluently speak and write in English
  • Excellent communication skills, and like the rest of us here at Apple, you love working in an open and multi-cultural environment
  • Solid understanding in Verilog is beneficial.
Show more
24.08.2025
A

Apple Experienced AMS Physical Design Engineer F Germany, Bavaria, Munich

Limitless High-tech career opportunities - Expoint
Knowledge hand on experience Floor-planning and Place & Route, Physical verification, timing closure, power/functional verification. Ability to fluently speak and write in English. BSc in Electrical Engineering or equivalent. The...
תיאור:
Responsibilities include especially, but are not limited to:Static timing analysis for high speed IP’s, incl. analog mixed signal interfaces.CTS setup and optimisation for high frequency, multiple clocks networks.Developing floor-plans under strong area constraints with best aligned for full chip integration.Account and optimise for low power during every implementation step.Perform full place and route flow on hierarchical design blocks and meet all design targets for timing, area and power on a challenging project timeline. Implement functional, timing, noise, EMIR, etc. ECOs. Run all types of physical design verification give feedback to hard macro owners and other involved teams and perform design reviews. - Participate in physical design methodologies meetings - Assist in our AMS flow development to improve our best in class env. even further.
  • Knowledge hand on experience Floor-planning and Place & Route, Physical verification, timing closure, power/functional verification.
  • Ability to fluently speak and write in English.
  • BSc in Electrical Engineering or equivalent.
  • The ideal candidate will have experience on high PHY and/or SOC designs.
  • Experience in low power implementation for both static and dynamic, knowledge on UPF power intent flow.
  • Deep Understanding of timing constraints, timing exceptions, clock setup, timing debugging.
  • Proven Knowledge of Basic SoC Architecture and HDL languages like Verilog.
  • Power user of industry standard Physical Design, Static Timing Analysis and Synthesis tools.
  • Deep Understanding of scripting languages such as Perl/TCL/Shell.
  • Hands on experience on functional ECO implementation and equivalence checking and debugging.
  • Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level.
  • Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.
Show more
Limitless High-tech career opportunities - Expoint
Experience with embedded C/C++ and know-how on matlab, python for development. Solid Foundation in signal processing and communication theory, such as signal/parameter estimation and detection. Strong analytical and problem solving...
תיאור:
As a firmware engineer, you will be part of global team that is responsible for phy firmware development for state of the art mobile wireless communication system.You will:Implement key signal processing algorithms with tight memory/timing requirementWork with different teams on interface design and requirementsWork with system engineering team on features and performance optimizationParticipate in design and code reviews
  • Experience with embedded C/C++ and know-how on matlab, python for development
  • Solid Foundation in signal processing and communication theory, such as signal/parameter estimation and detection
  • Strong analytical and problem solving skills
  • Strong teamwork spirit, respect for diverse viewpoints, ability to effectively communicate and work with global located teams across different time zones
  • Eagerness to learn new things and take up new challenges
  • Availability for 6months or longer
  • English language proficiency is required
  • Understanding of 4G/5G 3GPP protocols
Currently enrolled in a M.S or Ph.d degree programme in electrical or communication engineering or equivalent.
  • Apple is an equal opportunity employer that is committed to inclusion and 
diversity. We also take affirmative action to offer employment and 
advancement opportunities to all applicants, including minorities, women, 
protected veterans, and individuals with disabilities. Apple will not 
discriminate or retaliate against applicants who inquire about, disclose, or 
discuss their compensation or that of other applicants.
Show more
בואו למצוא את עבודת החלומות שלכם בהייטק עם אקספוינט. באמצעות הפלטפורמה שלנו תוכל לחפש בקלות הזדמנויות Experienced 5g/4g Physical Layer Firmware Verification בחברת Apple ב-Germany, Munich. בין אם אתם מחפשים אתגר חדש ובין אם אתם רוצים לעבוד עם ארגון ספציפי בתפקיד מסוים, Expoint מקלה על מציאת התאמת העבודה המושלמת עבורכם. התחברו לחברות מובילות באזור שלכם עוד היום וקדמו את קריירת ההייטק שלכם! הירשמו היום ועשו את הצעד הבא במסע הקריירה שלכם בעזרת אקספוינט.