Chip integration and netlist generation, cross-team collaboration to implement chip partitioning and floorplan. Synthesis, RTL/netlist quality check, formal verification, function eco creation. Constraints creation and validation, timing budget, work with...