Involving in microarchitecture/RTL logic/testbench/verification environment design (in System Verilog, Verilog or other Hardware description language) and integration. Involving in capabilities building within and outside the SoC Front End team. Validating...