Definition, architecture, and development of IP-based block-level verification environments in SystemVerilog, integrated and reused in full-chip environments. Building reference models, verification and simulation of SOC modules according to specifications, including...