Minimum of BSc in EE. Proficient in Verilog and/or System Verilog and scripting languages. Understanding and application of physical design and static timing analysis principles. Familiarity with DFT insertion;. Familiarity...
Minimum of BSc in EE. Proficient in Verilog and/or System Verilog and scripting languages. Understanding and application of physical design and static timing analysis principles. Familiarity with DFT insertion;. Familiarity...