Experience in developing verification infrastructure for complex digital or mixed-signal IPs/Sub-systems or SoCs, including development of test cases, scoreboard, SystemVerilog Assertions. Good understanding of verification methodology, preferably UVM. Basic knowledge...