In this highly visible and interactive role, your primary responsibilities will be:- Create emulation models from RTL- Regress stress test on emulation and FPGA systems- Debug test failures on emulation and FPGA systems- Optimize models to be effectively executed on emulation and FPGA systems- Develop and maintain emulation/FPGA build and regression flow- Boot operating system on emulation/FPGA systems- Release models and support any issues